Metal silicides formed by means of thermal annealing processes are employed as contact materials in microelectronics. Control of the structure of silicide/silicon interfaces becomes a critical issue when the device characteristic size is reduced below a few tens of nanometers. Here we report on silicide clustering occurring within the channel of PtSi/Si/PtSi Schottky barrier transistors. This phenomenon is investigated through atomistic simulations and low-temperature resonant tunneling spectroscopy. Our results provide evidence for the segregation of a PtSi cluster with a diameter of a few nanometers from the silicide contact. The cluster acts as metallic quantum dot giving rise to distinct signatures of quantum transport through its discrete energy states. In the recent years extensive research has been devoted to the replacement of the heavily-doped silicon contact regions of conventional metal-oxide-semiconductor fied-effecttransistors (MOSFETs) with metallic binary compounds of silicon and a transition element, generally referred to as metal silicides [1]. This approach aims at reducing source/drain contact resistances and, simultaneously, relaxing the constrains imposed by doping-profile control. In addition, a lower thermal budget can be expected from the use of relatively low-temperature silicidation processes, as opposed to the high-temperature annealing cycles required for dopant activation. The removal of heavily doped contact regions is not priceless though. In fact, an undesirable Schottky barrier (SB) is introduced with a negative impact on device performances. The SB reduces the on-state current and decreases the sub-threshold slope, leading to a poorer switching performance of the MOSFET. This problem can be mitigated by choosing silicides with low SB height. The high working function of platinum silicide (PtSi) makes this compound the best candidate for contacts to p-type silicon channels. The reported values for the SB height, φ B , in PtSi/p-Si junctions range between 0.15 and 0.27eV [2] . The attractiveness of PtSi is not only limited to p-channel SB transistors. This metal silicide has been successfully used also for the fabrication of inverters in complementary MOS technology where it forms the contact material of both p-type and n-type transistors [3] . In the latter case, the formation of the silicide is accompanied by the accumulation of n-type dopants (typically As or P) close to the PtSi/n-Si interface leading to a suppression of the effective SB height. This approach avoids the integration of a second silicide for n-type contacts, typically ErSi[4] or YSi [5] . Furthermore, PtSi is routinely used in p-type Schottky diodes for infrared photo detection [6, 7] .
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PtSi, and metal silicides in general, are formed through a thermally activated process.
Upon annealing of a thin Pt film on Si, the two materials diffuse into each other [8] . (This differs from the case of other commonly used silicides, e.g. nickel silicide, where essentially only the metal element acts as a diffusing species.) Contact fabrication relies on an accurate control of this inter-diffusion process, which leads to the formation of a silicide phase. In particular, the achievement of sharp boundary between PtSi and Si is important in order to meet the demand for device scaling down to characteristic channel lengths of only a few tens of nm. Non-abrupt interfaces, and the possible simultaneous diffusion of metal impurities into the channel region, can alter important figures of merit such as the sub-threshold slope of the on-state current leading to an unacceptably high device variability [9] . Although thermal annealing can result in atomically abrupt silicide/silicon interfaces [10] , often this is not the case and various degrees of interface roughness can be found [11] [12] [13] . In addition, several experimental evidences of unintentional Pt impurities in the channel of silicon MOSFETs have been reported [14] [15] [16] . Such Pt atoms originate during the silicidation process as a result of a diffusive motion from the PtSi/Silicon interface into the Si channel. Yet little is known about their most favorable arrangement within the silicon crystal and, in particular, about how this arrangement is affected by collective interactions among multiple Pt impurities. In this Letter we address this problem through a combined theoretical and experimental study involving atomistic simulations and transport measurements in short-channel PtSi/Si/PtSi SB transistors.
We begin from the simplest case of a single Pt impurity in a Si lattice. Some experimental studies suggest that isolated Pt impurities can indeed be found in the Si region adjacent to a PtSi/Si interface [17, 18] . It has already been shown experimentally and theoretically that in such a case the substitutional position (i.e. a Pt impurity at the place of a Si atom) is the most energetically favorable configuration [19] [20] [21] [22] . Here we consider the problem of multiple Pt impurities in a Si lattice. We intend to evaluate the possibility that nearby impurities out-diffusing from a PtSi contact can aggregate into small clusters. We also intend to find the most stable cluster structure.
In order to tackle the problem of multiple Pt impurities we used numerical calculations based on density-functional theory [23] . Starting from a single substitutional Pt, we identified the most energetically favorable position for a second substitutional Pt. This identification was accomplished by comparing three different options: first, second, and third neighboring lattice site. As a next step, starting from the most stable two-atom configuration, we studied three possible scenarios for the addition of a third Pt atom. Notice that, given the large difference between the formation energies of interstitial and substitutional single Pt, we ruled out aggregates involving interstitial Pt.
A branched diagram summarizing the results of these total-energy calculations is shown in When a third Pt atom reaches the second-neighbour two-atom aggregate, on the other hand, the only configuration that leads to an increased stability is the one where all the Pt atom are second neighbors. The other cases considered feature an increase of the formation energy per impurity (0.71 and 0.96 eV) [24] .
These results suggest that even a moderate supply of Pt atoms into a Si lattice would lead to the formation of PtSi clusters initially adopting the zincblende structure imposed by the host crystal. In order to test the validity of this conclusion for large numbers of Pt atoms, we considered a PtSi cluster with a diameter of approximately 1 nm, embedded in a 512-atom bulk Si supercell. In Fig. 2 we plot the density of states decomposed in the contributions from bulk Si atoms, and from Pt and Si atoms in the PtSi cluster. It can be seen that a complex structure of peaks appear in the Si band-gap, which reveals the metallic character of the cluster.
As the cluster grows in size, a phase transition to the bulk PtSi structure (favored by 0.55 eV/PtSi pair) is expected to occur. For this reason we have explicitly addressed the structural relaxation of a PtSi cluster of similar size with the thermodynamical stable structure, and we have found that for a cluster diameter of 1 nm relaxation to the host zincblende lattice is still thermodynamically favored.
We have also considered the formation of all-Pt clusters, examining both clusters where Pt adapts to the host zincblende symmetry or clusters where Pt takes the fcc symmetry of its bulk form. Although the formation energies of Pt or PtSi inclusions depend on the chemical potentials of the respective constituent species (which have a large degree of uncertainty), the differences in favor of PtSi clusters are so large that all-Pt clusters can be safely discarded.
In the following we shall present experimental evidence for the existence of PtSi clusters in silicon devices with PtSi contacts. We shall investigate the effect of a single PtSi cluster on the transport properties of a short-channel transistor. PtSi/Si/PtSi SB transistors were fabricated from undoped silicon nanowires (NWs) with diameters in the 20 − 40 nm range.
The NWs were grown by chemical vapor deposition via a catalytic vapor-liquid-solid method [25] . After growth, the NWs were transferred onto an oxidized silicon substrate and individually contacted by pairs of 80-nm-thick Pt electrodes deposited by sputtering (for more details on NW growth and device fabrication we refer the reader to refs. [26, 27] ). Each
Pt electrode consisted of a 500-nm-wide and 3-µm-long strip whose edges were connected to two Cr(10nm)/Au(65 nm) bonding pads via progressively wider Pt metal lines defined in the same deposition step. In order to promote the formation of PtSi contacts, the Pt strips were annealed one at a time by means of Joule effect. To this aim, an electrical current of ∼10 mA was sequentially applied through each Pt strip causing a local increase of the temperature and hence promoting the silicidation of the contacts. This silicidation technique, which was introduced and extensively discussed in Ref. [27] , was applied to obtain PtSi/Si/PtSi NW junctions with controlled Si channel length down to ∼10 nm ( Fig.3(a) ).
Each NW junction was capped by a 5-nm-thick aluminium-oxide (Al 2 O 3 ) layer, grown by Atomic Layer Deposition, and a Cr(10nm)/Au(60nm) top-gate electrode defined by e-beam lithography, metal evaporation, and lift-off.
Due to the absence of intentional doping and to the short channel length, the fabricated devices were found to operate as SB transistors [1] . In these transistors, the silicon channel contacts is set by the n-and p-type SBs, respectively. Since the p-type SB (φ p ) is significantly smaller than the n-type SB (φ n ), electrical conduction is dominated by hole-type carriers.. transport through the silicon region is dominated by the thermionic emission of holes over the reverse-bias p-type SB. At 7 K (red trace), thermionic emission is entirely suppressed, and the residual conduction is due to temperature-independent tunneling through the silicon section, which acts as tunnel barrier [28] . A finite differential conductance, G = dI sd /dV sd , is observed throughout the entire I sd (V sd ), thus including the linear regime around zero bias. The linear conductance, G, decreases with the gate voltage, V gate , as shown by the measurement in Fig.3(d) , which was taken at 0.24 K. This p-type transistor behavior is characteristic of hole-dominated conduction. Once again, this follows from the fact that φ p < φ n . An increase of V gate causes a downward band bending in the silicon section leading to a higher tunnel barrier for holes ( Fig. 3 (c) ), and hence a lower conductance. Yet, due to a short-channel effect (the nanowire diameter is about four times the channel length), the gate effect is largely screened by the metallic PtSi contact. As a result, the G(V gate ) exhibits a moderate modulation over the accessible gate-voltage range. In particular, G(V gate ) remains finite up to the highest gate voltage applied (no higher voltages could be achieved due to the 6 onset of significant gate leakage). A negative gate voltage produces an upward bending of the valence-band profile. Even for the largest V gate , however, the valence-band edge remains well below the Fermi level of the contacts, such that no hole accumulation is induced in the silicon channel. This is consistent with the absence of Coulomb blockade behavior, which would be expected in concomitance with a gate-induced formation of a hole island in the silicon region (see, e.g., Ref. [29] ). G (x10 Interestingly, a sharp conductance peak is observed at a positive gate voltage close to 3 V, superimposed on the slowly varying background conductance. As shown in the inset to Fig. 4(a) , following the subtraction of this background, the conductance peak can be 7 fitted very well to a Lorentzian function [30, 31] , revealing an underlying resonant-tunneling transport channel. The fitted peak width w gives a measure of the tunnel coupling between the resonant state and the leads. The temperature dependence of the observed conductance resonance is shown in Fig. 4(a) . As expected for resonant-tunneling, the conductance peak gets smaller and wider upon increasing temperature from 0.24 to a ∼ 5 K. Above T ∼ 5K, the peak height increases again as shown in the lower inset of Fig. 4(b) . On the contrary, w, exhibits a monotonic temperature dependence as shown in Fig. 4(b) (main panel). To a closer look, however, w is roughly constant below 0.6 K (see upper inset to Fig. 4(b) ).
In this low-temperature regime, the peak width is dominated by the life-time broadening of the resonant state due its tunnel coupling to the source and drain leads. Precisely,
, where Γ S and Γ D are the tunnel rates to the source and drain contacts, respectively. Between 0.6 and 4 K, w increases linearly with temperature according to the expectation for tunneling through a single discrete resonant level, i.e. w = 3.52K B T (( Fig. 4(b) , green line). This linewidth matches exactly the thermal broadening of the Fermi distribution function in the source and drain leads. A linear temperature dependence is observed also above 8 K, yet with a larger slope corresponding to the expectation for tunneling through an ensemble of closely spaced levels, i.e. w = 4.35K B T (Fig. 4(b) , red curve). Therefore, the crossover temperature T ⋆ ≈ 6 K identifies the transition from quantum (single level) to classical (multiple levels) regime [32] . This finding suggests that the observed conductance peak arises from resonant tunneling through a quantum dot with characteristic mean-level spacing δE ≈ k B T ⋆ ≈ 0.5meV .
To further support this conjecture we present in Fig. 5 (a) a measurement of dI sd /dV sd as a function of (V gate ,V sd ). The color plot (stability diagram) exhibits an X-shaped pattern which is typical for Coulomb-blockaded transport in quantum-dot systems [33, 34] . The crossing point, which corresponds to the conductance peak in the linear regime, represents the boundary between two consecutive Coulomb diamonds. In each diamond, transport through the quantum dot is blocked and the quantum dot hosts a well defined, integer charge state. Additional multiple dI sd /dV sd lines parallel to the diamond edges can be seen This allows us to rule out the possibility that the quantum dot is formed by confinement in the short silicon section. Thus we are left with the sole option of a Pt-based metallic nanocluster. Assuming that electrons in the nanocluster can be described to a good approximation as non interacting quasi-particles in spin degenerate levels [35] , the mean-level spacing can be derived from the cluster diameter, d, using the relation δE ∼ 2π Material) we estimate a charging energy U ∼ 50meV , which is consistent with a cluster diameter of a few nm.
We now consider the effect of a magnetic field, B, on the observed resonant level. While the charge-degeneracy point undergoes a B-induced leftward shift, the edges of the Coulomb diamond on its left are expected to split due to the removal of spin degeneracy.
This effect is clearly seen on the lower diamond edge as highlithed by the white arrows in Figs. 5(c)-(f) . The Zeeman energy can be directly measured from the position of the line associated to the excited spin state, as illustrated in the inset of Fig. 5(c) . With this procedure we find g = 1.95 ± 0.1, which is consistent with our previous estimate.
The fact that the measured g-factor coincides (within the experimental uncertainty) with the bare-electron value allows us to make some considerations about the nature of the quantum dot. To begin with, this finding constitutes further (indirect) evidence that the observed resonant channel cannot be associated with an isolated Pt impurity. In fact, valence electrons in Pt impurities are known to have anisotropic g-factors generally different from the bare-electron value [20] [21] [22] . This is because platinum is a heavy element with strong spin-orbit coupling. For the same reason, significant deviations of the g-factor from the bare-electron value have been observed in platinum metal structures [37] (and refs. therein), including Pt nanoclusters [38] (we are aware of only one work [39] whose results do not agree with this trend). Therefore, our g-factor measurement provides an experimental indication against the hypothesis of a cluster consisting of pure platinum. The hypothesis of PtSi cluster, as suggested by our ab initio calculations, appears more plausible. With the aid of adequate numerical tools, it would be interesting to perform a calculation of the g-tensor in
PtSi. Intuitively, one may indeed expect the g-factor to approach the bare electron value as a result of the considerable silicon content in the cluster. This tendency should be further reinforced by surface effects associated with the leakage of the electron wave-functions of surface atoms into the silicon host matrix [40] [41] [42] .
In summary, through atomistic simulations and electronic transport measurements we have provided evidence of platinum clustering in silicon devices employing PtSi contacts.
Our experiment on a short-channel PtSi/Si/PtSi SB transistor revealed the emergence at low temperature of a single-electron tunneling channel. This transport channel, which causes current resonances in the full-depletion (i.e. off) regime, is ascribed to a Pt-based metallic cluster embedded in the silicon section. Our atomistic simulations suggest the cluster to be most likely composed of PtSi. The cluster has discrete electronic levels with a characteristic energy spacing of 0.5 meV, corresponding to a diameter of a few nm, which is comparable to the characteristic length scales of the device. In addition, the cluster has a charging energy of 50 meV, which explains why single-electron effects survive up to relatively high temperatures. In the perspective of ultrascaled transistor devices, our study shows that the possible formation of PtSi clusters during the silicidation process can have important consequences on device performances. This issue can lead to significant device variability undermining the gain from using metal silicides and doping-free devices. Hence, we expect our results to have an impact in the engineering of a wide class of emerging electronic devices, including fully-depleted nano-transistors and ultra-fast PtSi Schottky barrier photodetectors.
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